



# 1 pC Charge Injection, 100 pA Leakage, CMOS, $\pm 5$ V/+5 V/+3 V, Quad SPST Switches

## ADG611

### FEATURES

- 1 pC charge injection
- $\pm 2.7$  V to  $\pm 5.5$  V dual-supply operation
- +2.7 V to +5.5 V single-supply operation
- Automotive temperature range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- 100 pA maximum at  $25^{\circ}\text{C}$  leakage currents
- 85  $\Omega$  on resistance
- Rail-to-rail switching operation
- Fast switching times
- 16-lead TSSOP and SOIC packages
- Typical power consumption: <0.1  $\mu\text{W}$
- TTL-/CMOS-compatible inputs

### APPLICATIONS


- Automatic test equipment
- Data acquisition systems
- Battery-powered systems
- Communications systems
- Sample-and-hold systems
- Audio signal routing
- Relay replacement
- Avionics

### GENERAL DESCRIPTION

The ADG611/ADG612/ADG613 are monolithic CMOS devices containing four independently selectable switches. These switches offer ultralow charge injection of 1 pC over the full input signal range and typical leakage currents of 10 pA at  $25^{\circ}\text{C}$ .

The devices are fully specified for  $\pm 5$  V, +5 V, and +3 V supplies. Each contains four independent single-pole, single-throw (SPST) switches. The ADG611 and ADG612 differ only in that the digital control logic is inverted. The ADG611 switches are turned on with a logic low on the appropriate control input, whereas a logic high is required to turn on the switches of the ADG612. The ADG613 contains two switches with digital control logic similar to that of the ADG611 and two switches in which the logic is inverted.

### FUNCTIONAL BLOCK DIAGRAM



#### NOTES

- SWITCHES SHOWN FOR A LOGIC 1 INPUT.

Figure 1.

02763-001

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. The ADG613 exhibits break-before-make switching action. The ADG611/ADG612/ADG613 are available in a small, 16-lead TSSOP package, and the ADG611 is also available in a 16-lead SOIC package.

### PRODUCT HIGHLIGHTS

- Ultralow charge injection (1 pC typically).
- Dual  $\pm 2.7$  V to  $\pm 5.5$  V or single +2.7 V to +5.5 V operation.
- Automotive temperature range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .
- Small, 16-lead TSSOP and SOIC packages.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
Fax: 781.461.3113 ©2002–2009 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features .....	1	Absolute Maximum Ratings .....	6
Applications.....	1	ESD Caution.....	6
Functional Block Diagram .....	1	Pin Configuration and Function Descriptions.....	7
General Description .....	1	Typical Performance Characteristics .....	8
Product Highlights .....	1	Terminology .....	10
Revision History .....	2	Test Circuits.....	11
Specifications.....	3	Applications Information .....	13
Dual-Supply Operation .....	3	Outline Dimensions.....	14
Single-Supply Operation .....	4	Ordering Guide .....	14

## REVISION HISTORY

### 11/09—Rev. 0 to Rev. A

Changes to Analog Signal Range Parameter and to On Resistance, $R_{ON}$ Parameter, Table 1 .....	3
Change to Digital Input Capacitance, $C_{IN}$ Parameter, Table 2 .....	4
Changes to Table 4 and to Absolute Maximum Ratings Section.....	6
Added Table 5; Renumbered Sequentially .....	7
Updated Outline Dimensions .....	14
Changes to Ordering Guide .....	14

### 1/02—Revision 0: Initial Version

## SPECIFICATIONS

### DUAL-SUPPLY OPERATION

$V_{DD} = +5 \text{ V} \pm 10\%$ ,  $V_{SS} = -5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C <sup>1</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{SS} \text{ to } V_{DD}$	V	
On Resistance, $R_{ON}$	85			$\Omega \text{ typ}$	$V_S = \pm 3 \text{ V}$ , $I_S = -1 \text{ mA}$ ; see Figure 14
	115	140	160	$\Omega \text{ max}$	$V_S = \pm 3 \text{ V}$ , $I_S = -1 \text{ mA}$ ; see Figure 14
On-Resistance Match Between Channels, $\Delta R_{ON}$	2			$\Omega \text{ typ}$	$V_S = \pm 3 \text{ V}$ , $I_S = -1 \text{ mA}$
	4	5.5	6.5	$\Omega \text{ max}$	$V_S = \pm 3 \text{ V}$ , $I_S = -1 \text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	25			$\Omega \text{ typ}$	$V_S = \pm 3 \text{ V}$ , $I_S = -1 \text{ mA}$
	40	55	60	$\Omega \text{ max}$	$V_S = \pm 3 \text{ V}$ , $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_{S(OFF)}$	$\pm 0.01$			nA typ	$V_{DD} = +5.5 \text{ V}$ , $V_{SS} = -5.5 \text{ V}$
	$\pm 0.1$	$\pm 0.25$	$\pm 2$	nA max	$V_D = \pm 4.5 \text{ V}$ , $V_S = \mp 4.5 \text{ V}$ ; see Figure 15
Drain Off Leakage, $I_{D(OFF)}$	$\pm 0.01$			nA typ	$V_D = \pm 4.5 \text{ V}$ , $V_S = \mp 4.5 \text{ V}$ ; see Figure 15
	$\pm 0.1$	$\pm 0.25$	$\pm 2$	nA max	$V_D = \pm 4.5 \text{ V}$ , $V_S = \mp 4.5 \text{ V}$ ; see Figure 15
Channel On Leakage, $I_{D(ON)}$ , $I_{S(ON)}$	$\pm 0.01$			nA typ	$V_D = V_S = \pm 4.5 \text{ V}$ ; see Figure 16
	$\pm 0.1$	$\pm 0.25$	$\pm 6$	nA max	$V_D = V_S = \pm 4.5 \text{ V}$ ; see Figure 16
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.4	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A typ}$	$V_{IN} = V_{INL}$ or $V_{INH}$
				$\mu\text{A max}$	$V_{IN} = V_{INL}$ or $V_{INH}$
Digital Input Capacitance, $C_{IN}$	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	45			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
	65	75	90	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
$t_{OFF}$	25			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
	40	45	50	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
Break-Before-Make Time Delay, $t_{BBM}$	15		10	ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_{S1} = V_{S2} = 3.0 \text{ V}$ ; see Figure 18
				ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_{S1} = V_{S2} = 3.0 \text{ V}$ ; see Figure 18
Charge Injection	-0.5			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 19
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ; see Figure 20
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ; see Figure 21
-3 dB Bandwidth	680			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 22
$C_{S(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(ON)}$ , $C_{S(ON)}$	5			pF typ	$f = 1 \text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	0.001		1.0	$\mu\text{A typ}$	$V_{DD} = +5.5 \text{ V}$ , $V_{SS} = -5.5 \text{ V}$
				$\mu\text{A max}$	Digital inputs = 0 V or 5.5 V
$I_{SS}$	0.001		1.0	$\mu\text{A typ}$	Digital inputs = 0 V or 5.5 V
				$\mu\text{A max}$	Digital inputs = 0 V or 5.5 V

<sup>1</sup> The temperature range for the Y version is -40°C to +125°C.

<sup>2</sup> Guaranteed by design; not subject to production test.

**SINGLE-SUPPLY OPERATION**

$V_{DD} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $GND = 0 \text{ V}$ , unless otherwise noted.

**Table 2.**

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C <sup>1</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH		0 to $V_{DD}$		V	
Analog Signal Range				$\Omega$ typ	
On Resistance, $R_{ON}$	210	350	380	$\Omega$ max	$V_S = 3.5 \text{ V}$ , $I_S = -1 \text{ mA}$ ; see Figure 14
On-Resistance Match Between Channels, $\Delta R_{ON}$	3			$\Omega$ typ	$V_S = 3.5 \text{ V}$ , $I_S = -1 \text{ mA}$ ; see Figure 14
	10	12	13	$\Omega$ max	$V_S = 3.5 \text{ V}$ , $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}$
Source Off Leakage, $I_{S(OFF)}$	$\pm 0.01$			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}$ , $V_D = 4.5 \text{ V}/1 \text{ V}$ ; see Figure 15
	$\pm 0.1$	$\pm 0.25$	$\pm 2$	nA max	$V_S = 1 \text{ V}/4.5 \text{ V}$ , $V_D = 4.5 \text{ V}/1 \text{ V}$ ; see Figure 15
Drain Off Leakage, $I_{D(OFF)}$	$\pm 0.01$			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}$ , $V_D = 4.5 \text{ V}/1 \text{ V}$ ; see Figure 15
	$\pm 0.1$	$\pm 0.25$	$\pm 2$	nA max	$V_S = 1 \text{ V}/4.5 \text{ V}$ , $V_D = 4.5 \text{ V}/1 \text{ V}$ ; see Figure 15
Channel On Leakage, $I_{D(ON)}$ , $I_{S(ON)}$	$\pm 0.01$			nA typ	$V_S = V_D = 1 \text{ V}$ or $4.5 \text{ V}$ ; see Figure 16
	$\pm 0.1$	$\pm 0.25$	$\pm 6$	nA max	$V_S = V_D = 1 \text{ V}$ or $4.5 \text{ V}$ ; see Figure 16
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		2.4		V min	
Input Low Voltage, $V_{INL}$		0.8		V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
				$\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
Digital Input Capacitance, $C_{IN}$	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	70			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
	100	130	150	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
$t_{OFF}$	25			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
	40	45	50	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 3.0 \text{ V}$ ; see Figure 17
Break-Before-Make Time Delay, $t_{BBM}$	25		10	ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_{S1} = V_{S2} = 3.0 \text{ V}$ ; see Figure 18
				ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_{S1} = V_{S2} = 3.0 \text{ V}$ ; see Figure 18
Charge Injection	1			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 19
Off Isolation	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ; see Figure 20
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ; see Figure 21
-3 dB Bandwidth	680			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 22
$C_{S(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(ON)}$ , $C_{S(ON)}$	5			pF typ	$f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$
$I_{DD}$	0.001		1.0	$\mu\text{A}$ typ	Digital inputs = 0 V or 5.5 V
				$\mu\text{A}$ max	Digital inputs = 0 V or 5.5 V

<sup>1</sup> The temperature range for the Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

<sup>2</sup> Guaranteed by design; not subject to production test.

$V_{DD} = 3 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

**Table 3.**

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C <sup>1</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range On Resistance, $R_{ON}$	380	420	460	V $\Omega$ typ	$V_S = 1.5 \text{ V}$ , $I_S = -1 \text{ mA}$ ; see Figure 14
LEAKAGE CURRENTS					
Source Off Leakage, $I_{S(OFF)}$	$\pm 0.01$			nA typ	$V_{DD} = 3.3 \text{ V}$
	$\pm 0.1$	$\pm 0.25$	$\pm 2$	nA max	$V_S = 1 \text{ V}/3 \text{ V}$ , $V_D = 3 \text{ V}/1 \text{ V}$ ; see Figure 15
Drain Off Leakage, $I_{D(OFF)}$	$\pm 0.01$			nA typ	$V_S = 1 \text{ V}/3 \text{ V}$ , $V_D = 3 \text{ V}/1 \text{ V}$ ; see Figure 15
	$\pm 0.1$	$\pm 0.25$	$\pm 2$	nA max	$V_S = 1 \text{ V}/3 \text{ V}$ , $V_D = 3 \text{ V}/1 \text{ V}$ ; see Figure 15
Channel On Leakage, $I_{D(ON)}$ , $I_{S(ON)}$	$\pm 0.01$			nA typ	$V_S = V_D = 1 \text{ V}$ or 3 V; see Figure 16
	$\pm 0.1$	$\pm 0.25$	$\pm 6$	nA max	$V_S = V_D = 1 \text{ V}$ or 3 V; see Figure 16
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
Digital Input Capacitance, $C_{IN}$	2			pF typ	$V_{IN} = V_{INL}$ or $V_{INH}$
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	130			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 2 \text{ V}$ ; see Figure 17
	185	230	260	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 2 \text{ V}$ ; see Figure 17
$t_{OFF}$	40			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 2 \text{ V}$ ; see Figure 17
	55	60	65	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 2 \text{ V}$ ; see Figure 17
Break-Before-Make Time Delay, $t_{BBM}$	50		10	ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_{S1} = V_{S2} = 2 \text{ V}$ ; see Figure 18
				pC typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $V_{S1} = V_{S2} = 2 \text{ V}$ ; see Figure 18
Charge Injection	1.5			dB typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 19
Off Isolation	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ; see Figure 20
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ; see Figure 21
-3 dB Bandwidth	680			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 22
$C_{S(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(ON)}$ , $C_{S(ON)}$	5			pF typ	$f = 1 \text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	0.001		1.0	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 3.3 \text{ V}$ Digital inputs = 0 V or 3.3 V Digital inputs = 0 V or 3.3 V

<sup>1</sup> The temperature range for the Y version is -40°C to +125°C.

<sup>2</sup> Guaranteed by design; not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted

Table 4.

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	13 V
V <sub>DD</sub> to GND	-0.3 V to +6.5 V
V <sub>SS</sub> to GND	+0.3 V to -6.5 V
Analog Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V
Digital Inputs <sup>1</sup>	GND – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	20 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D 3 V operation 85°C to 125°C	10 mA 7.5 mA
Operating Temperature Range Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
θ <sub>JA</sub> Thermal Impedance 16-Lead TSSOP	150.4°C/W
16-Lead SOIC, 4-Layer Board	80.6°C/W
Lead Soldering Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature <20 sec)	220°C
(Pb-Free) Soldering Reflow, Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	20 sec to 40 sec

<sup>1</sup>Overvoltages at IN, S, or D are clamped by internal diodes. The current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	IN1	Switch 1 Digital Control Input.
2	D1	Drain Terminal of Switch 1. Can be an input or output.
3	S1	Source Terminal of Switch 1. Can be an input or output.
4	V <sub>SS</sub>	Most Negative Power Supply Terminal. Tie this pin to GND when using the device with single-supply voltages.
5	GND	Ground (0 V) Reference.
6	S4	Source Terminal of Switch 4. Can be an input or output.
7	D4	Drain Terminal of Switch 4. Can be an input or output.
8	IN4	Switch 4 Digital Control Input.
9	IN3	Switch 3 Digital Control Input.
10	D3	Drain Terminal of Switch 3. Can be an input or output.
11	S3	Source Terminal of Switch 3. Can be an input or output.
12	NC	Not Internally Connected.
13	V <sub>DD</sub>	Most Positive Power Supply Terminal.
14	S2	Source Terminal of Switch 2. Can be an input or output.
15	D2	Drain Terminal of Switch 2. Can be an input or output.
16	IN2	Switch 2 Digital Control Input.







Table 6. ADG611/ADG612 Truth Table

ADG611 Input	ADG612 Input	Switch Condition
0	1	On
1	0	Off

Table 7. ADG613 Truth Table

Logic	Switch 1, Switch 4	Switch 2, Switch 3
0	Off	On
1	On	Off

## TYPICAL PERFORMANCE CHARACTERISTICS






Figure 9. Charge Injection vs. Source Voltage




Figure 12. Off Isolation vs. Frequency

02753-012



Figure 10.  $t_{ON}/t_{OFF}$  Times vs. Temperature

Figure 13. Crosstalk vs. Frequency

02753-013




Figure 11. On Response vs. Frequency

## TERMINOLOGY

**V<sub>DD</sub>**

Most positive power supply potential.

**V<sub>Ss</sub>**

Most negative power supply potential.

**I<sub>DD</sub>**

Positive supply current.

**I<sub>ss</sub>**

Negative supply current.

**GND**

Ground (0 V) reference.

**S**

Source terminal. Can be an input or output.

**D**

Drain terminal. Can be an input or output.

**IN**

Logic control input.

**V<sub>D</sub> (V<sub>S</sub>)**

Analog voltage on Terminal D and Terminal S.

**R<sub>ON</sub>**

Ohmic resistance between Terminal D and Terminal S.

**ΔR<sub>ON</sub>**On-resistance match between any two channels, that is,  
R<sub>ONMAX</sub> – R<sub>ONMIN</sub>.**R<sub>FLAT(ON)</sub>**

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

**I<sub>S(OFF)</sub>**

Source leakage current with the switch off.

**I<sub>D(OFF)</sub>**

Drain leakage current with the switch off.

**I<sub>D(ON)</sub>, I<sub>S(ON)</sub>**

Channel leakage current with the switch on.

**V<sub>INL</sub>**

Maximum input voltage for Logic 0.

**V<sub>INH</sub>**

Minimum input voltage for Logic 1.

**I<sub>INL</sub>, I<sub>INH</sub>**

Input current of the digital input.

**C<sub>S(OFF)</sub>**

Off switch source capacitance. Measured with reference to ground.

**C<sub>D(OFF)</sub>**

Off switch drain capacitance. Measured with reference to ground.

**C<sub>D(ON)</sub>, C<sub>S(ON)</sub>**

On switch capacitance. Measured with reference to ground.

**C<sub>IN</sub>**

Digital input capacitance.

**t<sub>ON</sub>**

Delay between applying the digital control input and the output switching on (see Figure 17).

**t<sub>OFF</sub>**

Delay between applying the digital control input and the output switching off (see Figure 17).

### Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

### Off Isolation

A measure of unwanted signal coupling through an off switch.

### Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

### On Response

Frequency response of the on switch.

### Insertion Loss

Loss due to the on resistance of the switch.

## TEST CIRCUITS










Figure 17. Switching Times



02753-017



02753-018





Figure 19. Charge Injection



02753-019

# ADG611




Figure 20. Off Isolation




Figure 22. Bandwidth




Figure 21. Channel-to-Channel Crosstalk

## APPLICATIONS INFORMATION

Figure 23 illustrates a photodetector circuit with programmable gain. With the resistor values shown in this figure, gains in the range of 2 to 16 can be achieved by using different combinations of switches.





Figure 23. Photodetector Circuit with Programmable Gain

02753423

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 24. 16-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AC

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

060606.A

Figure 25. 16-Lead Standard Small Outline Package [SOIC\_N]

Narrow Body

(R-16)

Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG611YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG611YRUZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG611YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG611YRZ <sup>1</sup>	-40°C to +125°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADG612YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG612YRUZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG612YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG612WRUZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG613YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG613YRUZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG613YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**